Senior Test Engineer, Hardware Compute Group
Bengaluru, Karnataka · On-site · 10+ yrs · Manager · Full-time
- j750
- advantest 93k
- ate
- asic
- soc
- ddr4
- lpddr4
- lpddr5
- usb
- emmc
Manager - Test Engineer for SOC development and manufacturing test at Amazon Devices in Bengaluru.
Apply on Amazon's site Ask for a referral Interview prep
Interview prep: questions this posting points to
- Walk me through how you'd design a GenAI-based test tool that multiple independent teams across Amazon could plug into for their own testing pipelines. What would the extensibility points look like, and how would you avoid it becoming a one-off script that only your team can use?
- The HR conversational AI assistant starts giving employees confidently wrong answers about a leave policy that recently changed. Walk me through how you'd triage and fix this in production.
- The Payroll and Freight postings talk a lot about 'ambiguous problems' and 'solving complex problems, applying appropriate technologies and best practices.' Tell me about a time when you had to turn an ambiguous or fuzzy requirement into a clear technical solution.
Read the full job description
Amazon Devices is an inventive research and development company that designs and engineer high-profile devices like the Kindle family of products, Fire Tablets, Fire TV, Health Wellness, Amazon Echo & Astro products. This is an exciting opportunity to join Amazon in developing its next generation SOC’s for the machine learning enabled consumer products. We are looking for exceptional engineers to join the SOC development team and help develop the next generation of chips based on a revolutionary architecture. Work hard.
Have Fun. Make History.
The Role
At Amazon, as a Manager - Test engineer you will be instrumental in bringing New Product from first silicon testing, ramp up to be ready for Production Volume Test and improving the Product Yield at all stages of manufacturing the product working with the OSAT (Outsourced Semiconductor Assembly & Test) vendors. Design, collect and Analyze Test Data during Verification and Correlation Process to meet Product Specification and Manufacturability Criteria, while working closely with Test Engineer from the OSAT. Support Test Operations to test and ship Engineering Samples and Production quantities. Key job responsibilities • First silicon debug with Design and OSAT Test Engineering. • Defines test program flows and methods for solid test coverage. • Drive final test yield analysis and corrective actions • First silicon debug with Design and OSAT Test Engineering. • Finalize wafer-sort and final test programs in support of production • Drive product to meet yield and test time/cost goals. • Analyze yield at Engineering Sample phase and Characterize NPI product performances and manufacturing yield window including bench correlation to meet product requirements. • Identify and implement root cause solutions to yield loss mechanisms through statistical data analysis and failure analysis techniques. • Transfer product knowledge to OSAT sustaining engineer • Manage Test Contractor (OSAT) in early production stage
Basic qualifications
- Bachelor's degree in engineering, computer science or equivalent - Knowledge of the semiconductor industry, processes, technologies and key suppliers - 10+ years or more experience in semiconductor digital design, test and/or product engineering for complex SoC’s - Must have hands on experience & solid understanding of SOC development cycle in multiple ASIC projects - Hands on experience in successful new product introductions for multiple complex, high-volume SoCs in advanced process nodes - Strong knowledge of new product introduction from first silicon through product qualification and characterization - Good analytical, communication, team work, and troubleshooting and problem solving skills required - Managing a team of Test Engineers
Preferred qualifications
- Master's degree or Ph.D. degree in Electrical Engineering or related field - Good knowledge and debugging skill on ATE (J750 & Advantest 93K is preferred) - Chip design background in circuit/physical design (timing closure, power, etc.) or DV (correlating SW signatures to block level tests) is desirable - Post silicon physical debug background in speed-path/Vmin, memory arrays, clocking, or yield improvements - Post silicon logic debug background in exercising various DFX features, analyzing scan-dump/mem-dump, suggesting tests in both system level and in DV - Product engineering background and familiarity with ATE coverage, margin, binning, scan pattern generation, etc - Knowledge of CPU, DDR4/LPDDR4/LPDDR5, USB, eMMC, CSI/DSI & MIPI characterization is a highly desired Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
Members get roles like this as soon as we find them on the company's careers page, and paid plans email the ones that match their resume.
Get new roles first — free